I. INTRODUCTION
Analytical methods for modelling of CMOS gates are using ramps as input signals and are based on the assumption that all input ramps applied to a gate have the same transition time and starting point. From this point on, such inputs will be referred to as normalized inputs. Normalized inputs are required in order to proceed to the solution of the differential equations which describe the operation of the circuit or to extract a single input that will be applied to an equivalent inverter. However real signals are almost never normalized and an IEE Electronics Letters, vol. 34, no. 12, June 1998, pp.1177-1179 algorithm is required in order to map these signals to equivalent normalized ramps which are mathematically tractable. Although the problem has been treated for parallel connected transistors [1] , the case of serially connected transistors presents higher complexity due to multiple internal nodes and previous attempts [1, 2] introduce large errors.
The influence of each input signal depends on many factors: First of all, the starting point of the last changing input is important, since the transistor chain starts conducting after this time. In addition, the influence of each input depends on the position of the transistor that is applied to, within a transistor chain. Also it depends on its slope, the relation of its slope to the slope of other signals, and its relative position in time to other signals. All these factors are taken into account in the following method.
II. TRANSISTOR POSITION WEIGHT CALCULATION
Let us assume that non-normalized inputs are applied to the n input nMOS transistor chain of Fig. 1 . Before the proposed algorithm can be applied, the "weight" of each transistor in the chain has to be calculated, i.e. a coefficient which corresponds to the position of each switching input (or combination of inputs). We define equal ramps as any number of normalized ramps less than n.
Using only one set of simulations for each technology, these weight coefficients can be obtained as follows : Equal ramp(s) with transition time ô are applied to one or more transistors in the chain whose weight coefficient is to be measured and the rest of the transistors receive a V DD voltage (pattern CASE). Then, the amount of charge that is discharged through the chain during input transition is measured. If the same input ramp is applied to all transistors in the chain (pattern ALL) the rate of discharging slows down and the charge which is discharged in the same time interval will be a fraction of that of pattern CASE. Thus, it is :
where I case , I all are the currents that are flowing through the bottom transistor for the corresponding cases. The fractional coefficient g (g<1) can be easily obtained, with SPICE.
For each case, the aim is to find the corresponding normalized inputs (pattern NORM) which start at the same point with the applied equal ramps of pattern 
By equating (1) and (2) and replacing the transistor currents (all transistors except for the topmost operate always in linear mode [3] ) with their expressions according to the alpha-power law model [4] , it is : The above equation can be solved for ô norm and finally the weight coefficient for each case is calculated as :
Although the above calculation is performed for a specific transition time of the inputs the obtained weight coefficients have been found to be valid for a wide range of input transition times. In addition, the calculated coefficients are according to eq. (3), independent of the transistor widths. The "weight" coefficients c weight for a 4-transistor chain are given in Table I for a 0.5 ìm HP technology.
III. INPUT MAPPING ALGORITHM
The next three steps of the mapping algorithm should be applied for every possible input pattern (here presented for the case of an nMOS chain) :
Step 1. Inputs which efficiently act and should be treated as V DD voltages have to be identified. In order to achieve this, every input ramp which at time t=t m has a value larger than 2 3
V DD should be considered V DD for the following steps.
Time t m occurs when the last ending input ramp reaches V DD /2. In case two or more inputs end at the same time, t m is measured on the one that starts last.
Step 2. The m ramp inputs that remain from step 1 have to be transformed to equal ramps. The starting point of these equal ramps (t 0 ) is taken as t 0 =max(t 1, t 2 , ..., t n ) where t 1, t 2 , ..., t n are the starting point of all input ramps in the chain. The transition time (T eq ) of the the equal ramps is taken as :
where V E [t ] is the voltage that each input ramp has reached at the initial time and t A E is the time point at which each of the m input ramps reaches V ,, .
Step 3. The resulted input pattern from step 2 which consists of equal ramps and V ,, inputs can be mapped to an equivalent normalized one consisting only of ramp inputs which are applied to the chain at time t=t and have a transition time :
The normalized ramps are finally applied to the transistor chain.
The above algorithm presented very good accuracy for inputs with a wide range of transition times and relative distances in time of their starting points. In Table I . : "Weight" coefficients for a 4-transistor chain. The input numbering starts from the one closest to the ground for actual inputs (dots) and for normalized ones. The starting point and the transition time of each input ramp is given in ns
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